

50/100MHz, 6-Bit Monolithic ADC's

AD5010KD/AD6020KD

FEATURES

Scan Frequency to 100MHz (AD5010KD)

Low 450mW Power Dissipation

±1/4LSB Linearity

ECL Logic Compatible

No Sample & Hold Required

Overflow Output for Extended Resolution

APPLICATIONS

Video Data Conversion

High Speed Data Acquisition

GENERAL DESCRIPTION

The AD6020KD is a 6-bit monolithic analog-to-digital converter capable of performing at conversion rates up to 50MHz. Packaged in a 16-pin hermetic ceramic dip, it performs true 6-bit A/D conversions with ±1/4LSB max linearity error. The extremely high scanning rate is ideal for video and other data acquisition applications that require digitizing of high frequency signals.

For other applications where even higher speed can be traded off against price, the AD5010KD represents the latest in state-of-the-art monolithic technology. Capable of performing true 6-bit conversions at rates up to 100MHz, the AD5010KD represents the ultimate in conversion speeds currently available in monolithic form. It is ideal for applications such as radar and X-ray equipment, medical systems such as ultra-sound, and measurement instruments such as digital storage oscilloscopes and transient recorders.


A unique feature of both units is the overflow output which allows the user to cascade two units to achieve 7-bit resolution, or four units for 8-bit resolution. Another salient feature is the power dissipation specification of only 450mW which is almost 50% less than the nearest competitive product.

THEORY OF OPERATION

The low linearity and ultra-high conversion rates are achieved by combining ECL logic and the parallel or "Flash" method of conversion. This consists of 64 comparator stages whose reference is set from an external voltage reference by a linear resistive voltage divider (see Block Diagram). The results of the comparator stage are then transferred to the 64 latches.

This comparison and transfer occurs when the encode input is at a "low" logic level. When the encode input goes "high", the latches are separated from the comparators and their contents encoded and brought to the output as a digital word. Since the latches are separated from the comparators during this cycle, the analog signal is always present at the input which eliminates the need for a track-and-hold.

AD5010KD/AD6020KD FUNCTIONAL BLOCK DIAGRAM



The circuit of Figure 1 may be used for either the AD6020KD or AD5010KD. When the analog input equals or exceeds +V_{REF}, the overflow bit goes "high" and bits 1–6 go "low". If it is desirable to latch all bits high in this condition configure a 10197 (or equivalent) as shown to hold all bits including the overflow "high", as long as A_{IN} equals or exceeds +V_{REF}.

For applications at lower scan frequencies (below \approx 50MHz), hysteresis control (V_H) may be left floating. At frequencies approaching 100MHz, the use of a nonsymmetrical encode pulse may enhance the overall performance.



Because of the high frequencies involved, attention to detail becomes most important (circuit layout, power supply decoupling, timing, etc.). A large ground plane is mandatory.




Figure 1. Typical Circuit - 6-Bit Operation

SPECIFICATIONS (typical at +25°C and nominal power supply unless otherwise noted)

| | AD6020KD | | AD5010KD | | | ABSOLUTE MAXIMUM RATINGS | | | | | |
|---|----------|--------|--------------------|--------------|---------------|--------------------------|------------|---|-----------------|---------------|----------------|
| PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | * | Lower | Upper | |
| RESOLUTION | | 6 | | | • | | Bits | Parameter | Limit | Limit | Unit |
| INPUT RANGE | | | ±2.5 | | | * | V | Supply Voltage +Vs | -0.3 | +6.0 | Wales |
| LINEARITY ERROR ¹ | | 1/42 | | | 1/43 | | LSB | -Vs | -6.0 | +0.0 | Volts Volts |
| INPUT CURRENT | | | | | | | | Input Voltages | -0.0 | +0.5 | VOILS |
| Hold | -10 | | +10 | | | | μΑ | | -3.0 | 120 | 37.1 |
| Sample ⁴ | | 200 | 800 | | 150 | 500 | μΑ | AIN +V _{REF} -V _{REF} | | +3.0 | Volts |
| INPUT CAPACITANCE ⁵ | | 35 | | | • | - | pF | Encode | -V _S | 0.0 | Volts |
| DYNAMIC | | | | | | | | Hysterisis Control | >0 | +3.0 | Volts |
| Conversion Time | 1 | 20 | | | 10 | | ns | Temperature | | | |
| Aperture Time (T _D) | | 2 | | | * | | ns | Operating | 0 | +70 | °C |
| Aperture Jitter (Uncertainty) | 1 | 25 | | | • | | ps | Storage | -55 | +125 | °C |
| TENCODE | 15 | 8 | | 10 | 5 | | ns | Lead, Soldering (10sec) | 1 " | +300 | °C |
| Scan Frequency | 1 | 50 | | | 100 | | MHz | Lead, Soldering (10sec) | | +300 | C |
| Signal Transition Time | | 12 | 20 | | . 0 | 16 | | TITLE TIL THE CAL TO A TO T | | | |
| THLQ | 1 | 12 | 20 20 | | 8 | 15 15 | ns | EVALUATION BOARD | | | |
| T _{LHQ} Recovery Time (1V Step) | | 5 | 20 | | | 13 | ns ns | An evaluation board is av | ailable. | The AD | 5020K |
| | - | | | | | | IIS | PCB contains everything | needed 1 | to verify | the pe |
| DATA INPUTS Logic Compatibility | +_ | ECL | | | | | | formance of the ADC. Th | e effect | s of char | ages in |
| Encode Encode | _ | ECL | | | · · | | | | | | |
| Logid Level "1" | -1.1 | -0.9 | 0.6 | | | | v | the analog input, +VREF, | | | |
| Logid Level "0" | 2.0 | 1.7 | -1.5 | | | | v | encode can be monitored | by an o | n-board | DAC. |
| Encode Current '1" | 5 | 30 | 100 | ├ • \ | | | μА | Each card is shipped with | the AD | C and a | com- |
| Encode Current "0" | 5 | 30 | 100 | <u> -</u> | | • | μA | plete instruction set. The | | | |
| REFERENCE INPUTS | + | 1 | | - | $\overline{}$ | | 1 | | | | |
| Positive Reference Voltage | -2.0 | / — | +2.5 | | / / | .) | \ \ / | is to supply power to the | | | |
| Negative Reference Voltage | 2.5 | ノしり | +2.0 | .) / | | | v / | 100mA; -5.2 ±2% @ 2000 | $0mA; \pm 1$ | 5 ±1% @ | Ò |
| Reference Resistance | 96 | 128 | 256 | • / | * | 195 | Ω | 100mA each. | | | |
| DATA OUTPUTS ⁶ | + | | | | + | / | 7-1-1 | | | _ | * |
| Logic Compatibility | 1 | ECL | | | / | | V I I | | | \rightarrow | _ |
| Logic Level "1" | -1.1 | -0.9 | -0.7 | | | • | v / I | SIGNAL INPUT | 1 | \sim $_{I}$ | |
| Logic Level "0" | -2.0 | -1.7 | -1.5 | | | | v L | \sim $/$ $/$ | 111 | - / | |
| POWER SUPPLY REQUIREMENTS | _ | | | | | | | $\sim 11 \angle$ | | - / | 1 |
| +V _S | 4.75 | 5.0 | 5.25 | | | | v | | | / | |
| -V _S | -5.46 | -5.2 | -4.94 | | | * | v | T _D | 4 / | ENCODE | \sim |
| CURRENT 7 | | | | | | | | | | 7 / | |
| $+V_S = +5.0V$ | 1 | 30 | 60 | | | | mA | ENCODE INPUT | HOLD | | |
| $-V_S = -5.2V$ | 1 | 55 | 80 | | * | * | mA | \ / | MODE V | MODE | _ ` |
| POWER DISSIPATION | | 450 | | | | | mW | | | / | |
| EMPERATURE RANGE (Ambient) | 0 | | 70 | | | • | °C | DATA OUTPUT | | ` | |
| IOTES | - | | | | | | | FORCED LOW | DATA | 1 | |
| Measured with 2V, 1kHz triangular input. 6 Data Outputs terminated to -2V through 1000. | | | | | gh 100Ω, | | Low | ^. | FORCEL | | |
| 15ns TENCODE. 7-VREF < AIN <+ 10ns TENCODE. Specifications sam | | | VREF < AIN <+VREF. | | | | | | 7 '-+- | | |
| | | | | as AD6020. | | | | ILO TL | но | | |
| Measured with AIN = +VREF in sample mode. Specifications subject Measured with AIN > -VREF. | | | | | | | ct to chan | DATA OUTPUT | · -+- | | |
| ***** | | | | | | | | FREE | V DATA | FREE | |
| | | | | | | | | RUN | VALID | RUN | |
| ORDERING | INFO | RMATIC | N | | | | | | 1 | / | |
| γ " | | | ı Pa | ckage | | | | T _H | ILO - TLI | но | |

| Model | Description | Package Option ¹ | | |
|------------------|---------------------------------------|--------------------------------|--|--|
| AD6020KD | 6 Bits, 50MHz | D16B | | |
| AD6020KD/ PCB | AD6020KD ADC with Evaluation Board | D16B | | |
| AD5010KD | 6 Bits, 100MHz | D16B | | |

¹See Section 19 for package outline information.




Figure 3. Timing Diagram

Figure 2. Outline & Pin Designations