

CMOS, 80 MHz Monolithic 256 Word Power-Down Color Palette RAM-DACs

ADV477/ADV475

FEATURES

Personal System/2* and VGA* Compatible 80, 66, 50 and 35 MHz Pipelined Operation ADV478/ADV471 (ADV®) Pin and Functional

Compatible

Power-Down Mode

On-Board Voltage Reference

Antisparkle Circuit

Analog Output Comparators

ADV477:

Triple 8-Bit/D/A Converters 256 × 24 Color Palette RAN 15 × 24 Overlay Regis

Triple 6-Bit D/A Convertex

256 × 18 Color Palette RAM 15 x 18 Overlay Registers

RS-343A/RS-170 Compatible Outputs

Sync on all Three Channels

Programmable Pedestal

+5 V CMOS Monolithic Construction

44-Pin PLCC Package

APPLICATIONS

High Resolution Color Graphics CAE/CAD/CAM Applications

Image Processing

Instrumentation

Laptop Computers

Desktop Publishing

AVAILABLE CLOCK RATES

80 MHz

88 MHz

50 MHz

35 MHz


GENERAL DESCRIPTION

The ADV477 and ADV475 are pin-, functional-, and softwarecompatible RAM-DACs designed specifically for Personal System/2 (PS/2) compatible color graphics. They are a direct plugin upgrade for the ADV478 and ADV471. Both support the existing 6-bit color VGA standard while also allowing for an upgrade path to 8-bit color resolution.

ADV is a trademark of Analog Devices, Inc.

*Personal System/2, PS/2, VGA and XGA are trademarks of International Business Machines Corp.

FUNCTIONAL BLOCK DIAGRAM



The ADV477 has a 256 × 24 color lookup table with triple 8-bit video D/A converters. The ADV475 has a 256 × 18 color lookup table with triple 6-bit video D/A converters. New features on the ADV477/ADV475 include an on-board 1.2 V voltage reference, analog output comparators for self diagnostics and debugging as well as a power-down or sleep mode.

The power-down mode allows the ADV477/ADV475 to be put into a sleep mode with significant reduction in power consumption. This is ideal for laptop computers that may occasionally require the optional ability to drive an analog RGB monitor, but whose design is dictated by a desire to minimize power consumption.

Options on both parts include a programmable pedestal (0 or 7.5 IRE) and use of an external voltage or current reference. 15 overlay registers provide for overlaying cursors, grids, menus, EGA emulation, etc., at the hardware level. Also supported is a pixel read mask register and the ability to encode sync information on all three channels.

The ADV477/ADV475 generates RS343A compatible video signals into a doubly terminated 75 \Omega load, and RS-170 compatible video signals into a singly terminated 75 Ω load, without requiring external buffering.

This information applies to a product under development, its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703 Twx: 710/394-8577

Telex: 924491 Cable: ANALOG NORWOODMASS

$(V_{AA}{}^{1}=5~V;~SETUP=477/\overline{471}=V_{AA};~V_{REF}=1.235~V;~$ ADV477/ADV475 — SPECIFICATIONS $R_{L}=37.5~\Omega,~C_{L}=10~pF;~R_{SET}=147~\Omega.$ All specifications $T_{MAX}{}^{2}$, unless otherwise noted.)

Parameter	ADV477	ADV475	Units	Test Conditions/Comments
TATIC PERFORMANCE				
Resolution (Each DAC)	8	6	Bits	
Accuracy (Each DAC)		****		
Integral Nonlinearity	±1	±0.25	LSB max	
Differential Nonlinearity	±1	±0.25	LSB max	Guaranteed Monotonic
Gray Scale Error	±5	±5	% Gray Scale	
Coding			Binary	
IGITAL INPUTS				
Input High Voltage, VDCH	2	2	V min	
Input Low Voltage, VINL	0.8	0.8	V max	
Input Current, Inv	±1	±1	μA max	$V_{py} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C _{DV}	7	7	pF max	$V_{DN} = 0.4 \text{ V or } 2.4 \text{ V}$ $f = 1 \text{ MHz}, V_{DN} = 2.4 \text{ V}$
IOTAL OUTPUTS	-		P. 222	l la
Output High Voltage, VOH	24 -	2.4	V min	I _{SOURCE} = 400 µA
Output Low Voltage, VOL	24	0.4	V max	I _{SDNK} = 3.2 mA
Floating-State Leakage Current	50	50	μA max	ISINK - 3.2 IIIA
Floating-State Leakage Capacitasce	7	1) 70	pF max	
NALOG OUTPUTS	1		hr man	
Gray Scale Current Range	1	/ 20/	1 \	
	[PO)	20/	mA max	
Output Current White Level Relative to Black	1	16.74	ma min	Typically 17.62 mA
WHITE PEASI VETRIAGE TO DISCK	16.74	18.50	/	1 y actily 17.02 ma
Black Level Relative to Blank	18.50	0.95	mA max	Typically 1.44 mA, SETUP = VAA
	0.95	1.90	nA max	1 yparmy 1.44 ma, 3m OP = VAA
(Pedestal = 7.5 IRE)		0		Typically 5 LA, SETUP = GND
Black Level Relative to Blank	50	50	μΑ min	Typically > μ A, SETUP = GND
(Pedestal = 0 IRE)	6.29	6.29	mA min	Typically 7.62 mA
Blank Level (Sync Enabled)	8.96	8.96	mA max	Typicany 7.62 mA
Blank Level	0	0	μA min	Typically 5 µA
(Sync Disabled)	50	50	μΑ max	1 ypecany 5 µA
Sync Level	0	0	μA min	Typically 5 μA
Sync Level	50	50	μA max	Typically 5 just
LSB size	69.1	279.68	иА тур	
DAC to DAC Matching	5	5	% max	Typically 2%
Output Compliance, Voc	-1	-1	V min	a ypicamy 270
outher combinance, 100	+1.5	+1.5	V max	1
Output Capacitance, COUT	30	30	pF max	f = 1 MHz, I _{OUT} = 0 mA
Output Impedance, R _{OUT}	10	10	kΩ typ	1 Mars, 10UT - 0 mm
LTAGE REFERENCE	10	- 10	Pas typ	
	1.1/1.2	1 1/1 2	V = i= AV = ==	T
Internal Voltage Reference	1.1/1.3	1.1/1.3	V min/V max	Typically 1.235 V
External Voltage Reference Range	1.14/1.26	1.14/1.26	V min/V max	
WER SUPPLY				
ipply Voltage, VAA	4.75/5.25	4.75/5.25	V min/V max	80 MHz and 66 MHz Parts
	4.50/5.50	4.50/5.50	V min/V max	50 MHz and 35 MHz Parts
upply Current, IAA			1 .	
Normal Operation	200	200	mA max	Typically 160 mA
Power Down Mode ³	10	10	mA max	Typically 5 mA
ower Supply Rejection Ratio	0.5	0.5	%/% max	$f = 1 \text{ kHz}, \text{COMP} = 0.1 \mu\text{F}$
NAMIC PERFORMANCE				
Clock and Data Feedthrough ^{4, 5}	-30	-30	dB typ	
Glitch Impulse ^{4, 5}	75	75	pV secs typ	
DAC to DAC Crosstalk ⁶	-23	-23	dB typ	I .

NOTES

This information applies to a product under development, its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

 $^{^1\}pm5\%$ for 80 MHz and 66 MHz parts; $\pm10\%$ for 50 MHz and 35 MHz parts.

 $^{^{2}}$ Temperature Range (T_{MIN} to T_{MAX}): 0° C to + 70° C.

External Voltage/Current Reference disabled. Temperature: +25 °C to +70 °C. All digital inputs at 0.4 V.

Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough.

TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured the 10% and 90% points. Timing reference points at 50% for inputs and outputs.
DAC-to-DAC Crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.

Specifications subject to change without notice.

ADV477/ADV475

TIMING CHARACTERISTICS ($V_{AA}^2 = 5 \text{ V}$; SETUP = $477/\overline{471} = V_{AA}$; $V_{REF} = 1.235 \text{ V}$; $R_L = 37.5 \Omega$, $G_L = 10 \text{ pF}$; $R_{SET} = 147 \Omega$. All specifications T_{MAN} , unless otherwise noted.)

arameter	80 MHz Version	66 MHz Version	50 MHz Version	35 MHz Version	Units	Conditions/Comments
	80	66	50	35	MHz	Clock Rate
TOWER TO THE TOTAL PROPERTY OF THE TOTAL PRO	10	10	10	10	ns min	RS0-RS2 Setup Time
	10	10	10	10	ns min	RS0-RS2 Hold Time
4	5	5	5	5	ns min	RD Asserted to Data Bus Driven
_	40	40	40	40	ns max	RD Asserted to Data Valid
_	20	20	20	20	ns max	RD Negated to Data Bus 3-Stated
1	5	5	5	5	ns min	Read Data Hold Time
))	10/	10	10	10	ns min	Write Data Setup Time
)]	10	10/	10	10	ns min	Write Data Hold Time
	50	50	30	50	ns min	RD, WR Pulse Width Low
	6 × t ₁₃	6 x t ₁₃	6 × 13	6 × t ₁₃	ns min	RD, WR Pulse Width High
	3	1 3	3/	3 1 /	ns min	Pixel and Control Setup Time
	$\overline{}$	(3 (3//	3) /	ns min	Pixel and Control Hold Time
	12.5	15.15	20	2/8 / /	ns min	Clock Cycle Time
4	4	5	6		ns min	Clock Pulse Width High Time
5	. 4	5	6	9/ /	ns min	Clock Pulse Width Low Time
6	30	30	30	30	ns max	Analog Output Delay
7	3	3	3	3	ns typ	Analog Output Rise/Fall Time
6	13	13	20	28	ns max	Analog Output Settling Time
9	1	1	1	1	µs typ	SENSE Output Delay
K	2	2	2	2	ns max	Analog Output Skew
D	4 × t ₁₃	ns min	Pipeline Delay			

¹TTL input values are 0 to 3 volts, with input rise/fall times ≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤ 10 pF, D0-D7 output load ≤ 50 pF. See timing notes in Figure 2a.

2±5% for 80 MHz and 66 MHz parts; ±10% for 50 MHz and 35 MHz parts.

Temperature Range (TMD) to TMAX): 0°C to +70°C.

t, and t, are measured with the load circuit of Figure 3 and are defined as the time required for an output to cross 0.4 V or 2.4 V.

it, and t, are derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 3. The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the times, t, and t, quoted in the timing characteristics are the true values for the device and as such are independent of external bus loading capacitances.

*Settling time does not include clock and data feedthrough.

Specifications subject to change without notice.





Figure 1. MPU Read/Write Timing



1. OUTPUT DELAY MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT OF FULL-SCALE TRANSITION.

2. SETTLING TIME MEASURED FROM THE 50% POINT OF FULL-SCALE TRANSITION TO THE OUTPUT REMAINING WITHIN ±1 LBB (ADV477) AN ±0.25 LSBs (ADV475).

3. OUTPUT RISE/FALL TIME MEASURED BETWEEN THE 10% AND 30% POINTS OF FULL-SCALE

Figure 2a. Video Input/Output Timing




Figure 2b. Video Output vs. SENSE Timing




Figure 3. Load Circuit for Bus Access and Relinquish Time

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.