

Picoampere Input-Current Bipolar Op Amp

ADTAG

FEATURES

DC PERFORMANCE

25 μ V max Offset Voltage (AD705T)

0.6 μV/°C max Drift (AD705K/T)

100 pA max Input Bias Current (AD705K)

250 pA max I_B Over MIL Temperature Range (AD705T)

114 dB min CMRR (AD705K/T)

114 dB min PSRR (AD705T)

200 V/mV min Open Loop Gain

0.5 µV p-p typ Noise, 0.1 Hz to 10 Hz

600 μA max Supply Current

AC PERFORMANCE

0.15 V/μs Slew Rate

800 kHz Upity Gain Crossover Frequency

10,000 pt Capacitive Load Drive Capability

Low Cost

Available in 8 Pin Plastic MiniDIP, Hermetic Cerdip and Surface Mount (SOIC) Packages

MIL-STD-883B Processing Available

APPLICATIONS


Low Frequency Active Filters Precision Instrumentation Precision Integrators

PRODUCT DESCRIPTION

The AD705 is a low power bipolar op amp that has the low input bias current of a BiFET amplifier but which offers a significantly lower I_B drift over temperature. The AD705 offers many of the advantages of BiFET and bipolar op amps without their inherent disadvantages. It utilizes superbeta bipolar input transistors to achieve the picoampere input bias current levels of FET input amplifiers (at room temperature), while its I_B typically only increases 5 times vs. BiFET amplifiers which exhibit a 1000X increase over temperature. This means that, at room temperature, while a typical BiFET may have less I_B than the AD705, the BiFET's input current will increase to a level of several nA at +125°C. Superbeta bipolar technology also permits the AD705 to achieve the microvolt offset voltage and low noise characteristics of a precision bipolar input amplifier.

The AD705 is a high quality replacement for the industry-standard OP-07 amplifier while drawing only one sixth of its power supply current. Since it has only 1/20th the input bias current of an OP-07, the AD705 can be used with much higher source impedances, while providing the same level of dc precision. In addition, since the input bias currents are at picoAmp levels, the commonly used "balancing" resistor (connected between the noninverting input of a bipolar op amp and ground) is not required.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



The AD 705 is an excellent choice for use in low frequency active filters in 12- and 14-bit data acquisition systems, in precision instrumentation and as a high quality integrator.

The AD705 is internally compensated for unity gain and is available in five performance grades. The AD705 J and AD705 K are rated over the commercial temperature range of 0 to +70°C. The AD705A and AD705B are rated over the industrial temperature range of -40°C to +85°C. The AD705T is rated over the military temperature range of -55°C to +125°C and is available processed to MIL-STD-883B, Rev. C.

The AD705 is offered in three varieties of 8-pin package: plastic DIP, hermetic cerdip and surface mount (SOIC). "J" grade chips are also available.

PRODUCT HIGHLIGHTS

- The AD705 is a low drift op amp that offers BiFET level input bias currents, yet has the low I_B drift of a Bipolar amplifier. It upgrades the performance of circuits using op amps such as the OP-07, OP-97 and LT1012.
- The combination of Analog Devices' advanced Superbeta processing technology and factory trimming provides both low drift and high dc precision.
- The AD705 can be used in applications where a chopper amplifier would normally be required but without the chopper's inherent noise and other problems.

One Technology Way; P. O. Box 9106; Norwood, MA 02062-9106 U.S.A. Tel: 617/329-4700 Twx: 710/394-6577

Telex: 924491 Cables: ANALOG NORWOODMASS

SPECIFICATIONS (@ $T_A = +25^{\circ}C$, $V_{CM} = 0$ V, and $V_S = \pm 15$ V dc, unless otherwise noted)

Decements	Conditions	Min	D705J/A	Max	A Min	D705K/I	B Max	Min	D705T	Max	Units
Parameter	Conditions	TANIII	Тур	MAN	141111	Тур	HIAX	TATIL	Тур	MIN	Cilits
INPUT OFFSET VOLTAGE			30	90		10	35		10	25	μV
Initial Offset	T T										
Offset	T _{min} to T _{max}		45	150		25	60		25	60	μV
vs. Temp, Average TC			0.2	1.2		0.2	0.6		0.2	0.6	μV/°C
vs. Supply (PSRR)	$V_S = \pm 2 \text{ V to } \pm 18 \text{ V}$	110	129		110	129		114	129		dB
T_{\min} to T_{\max}	$V_{\rm S} = \pm 2.5 \text{ V to } \pm 18 \text{ V}$	108	126		108	126		108	126		dB
Long Term Stability			0.3			0.3			0.3		μV/month
INPUT BIAS CURRENT ¹											
	$V_{CM} = 0 V$		60	150		30	100		30	100	pA
	$V_{CM} = \pm 13.5 \text{ V}$		80	200		50	150		50	150	pA
vs. Temp, Average TC			0.3			0.3			0.6		pA/°C
T_{min} to T_{max}	$V_{CM} = 0 V$		80	250		50	150		90	250	pA
T_{min} to T_{max}	$V_{CM} = \pm 13.5 \text{ V}$		100	450		70	350		120	450	pA
INPUT OFFSET CURRENT	$V_{CM} = 0 \text{ V}$	+	40	150	-	30	100	-	30	100	
INPUT OFFSET CURRENT	$V_{CM} = 0 \text{ V}$ $V_{CM} = \pm 13.5 \text{ V}$		40	200		30	150		30	150	pA pA
vs. Temp. Average TG	CM13.3 V		0.3	200		0.3	150		0.4	130	pA/°C
	V - 0 V			250			150			250	
T _{min} to T _{max}	$V_{CM} = 0 V$		80	250		50	150		80	250	pA
T _{min} to T _{max}	$V_{CM} = \pm 13.5 \text{ V}$		80	450		50	350		80	450	pA
FREQUENCY RESPONSE											
Unity Gain	$1 \mid (\mid $	_									
Crossover Frequency		0.4	0.8	_	0.4	0.8		0.4	0.8		MHz
Slew Rate, Unity Gain	(G-1)	0.1	0.15		0.1	0.15		0.1	0.15		V/µs
Slew Rate	T _{min} to T _{max}	0.05	0.15	. /	0.05	0.15	_	0.05	0.15		V/µs
***************************************	I _{min} to I _{max}	0.05	0.113		0.05	0.15		0.05	0.15		ν/μ3
INPUT IMPEDANCE		V	//	- / /		- /		\perp / /			
Differential			40//2	1 1		40//2	L	7 1	40//2		MΩ//pF
Common Mode		\downarrow	300//2	/ /		300//2		-	300//2	\sim	$G\Omega//pF$
INPUT VOLTAGE RANGE		-		/ ~	-	-1		\sqcup	-1		
Common Mode Voltage		±13.5	±14		±13.5	£14L	_	±13.5	# 14		$I_{\rm v}L$
COMMON MODE	-	+			1			7	III		
	V - +12 5 V	110	122		114	122		J	122	/	
REJECTION RATIO	$V_{CM} = \pm 13.5 \text{ V}$	110	132		114	132		114	132	- /	dB dB
	T _{min} to T _{max}	108	128		108	128		108	128	L	dB .
INPUT VOLTAGE NOISE	0.1 Hz to 10 Hz	T	0.5			0.5	1.0	1	0.5	1.0	μVpp
	f = 10 Hz		17			17			17		nV/√Hz
	f = 1 kHz		15	22		15	22		15	22	nV/\sqrt{Hz}
INPUT CURRENT NOISE	f = 10 Hz	+	50			50			50		fA/√ Hz
OPEN LOOP GAIN	$V_O = \pm 12 \text{ V}$	+		**********						***************************************	
STERVE EGGT GIRT	$R_{LOAD} = 10 \text{ k}\Omega$	300	2000		400	2000		400	2000		V/mV
	T T T				5			1			
	T _{min} to T _{max}	200	1500		300	1500		300	1500		V/mV
	$V_O = \pm 10 \text{ V}$										
	$R_{LOAD} = 2 k\Omega$	200	1000		300	1000		300	1000		V/mV
	T _{min} to T _{max}	150	1000		200	1000		200	1000		V/mV
OUTPUT CHARACTERISTICS											
Voltage Swing	$R_{LOAD} = 10 \text{ k}\Omega$	±13	± 14		±13	± 14		±13	± 14		V
	T _{min} to T _{max}	±13	± 14		±13	± 14		±13	±14		V
Current	Short Circuit		±15			±15			±15		mA
Capacitive Load	Januar Galbuit		-13			-15			-13		11171
Drive Capability	Coin - +1		10.000			10.000			10.000		- E
	Gain = +1		10,000			10,000			10,000		pF
Output Resistance	Open Loop		200		B Y C C C	200			200		Ω
POWER SUPPLY		-	***********			*****					***************************************
Rated Performance			±15			±15			±15		V
		+20	-13	+10	+30	-13	. 10		±13		
Operating Range		±2.0	200	±18	±2.0	200	±18	±2.0		±18	V
Quiescent Current	T to T		380	600		380	600		380	600	μA
	T _{min} to T _{max}		400	800		400	800		400	800	μΑ
TEMPERATURE RANGE											
FOR RATED PERFORMANCE											
Commercial (0 to +70°C)			AD705J			AD705K					
Industrial (-40°C to +85°C)											
Military $(-55^{\circ}\text{C to } + 85^{\circ}\text{C})$		1 '	AD705A			AD705B			. D ====		
							- 1		AD705T		

	0 1111	AD705J/A	AD705K/B	AD705T	
Parameter	Conditions	Min Typ Max	Min Typ Max	Min Typ Max	Units
PACKAGE OPTIONS 8-Pin Cerdip (Q) 8-Pin Plastic MiniDIP (N) 8-Pin SOIC (R)		AD705AQ AD705JN AD705JR	AD705BQ AD705KN	AD705TQ	
TRANSISTOR COUNT	# of Transistors	45	45	45	

NOTES

¹Bias Current Specifications are guaranteed maximum at either input. All min and max specifications are guaranteed.

Specifications in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1

	Supply Voltage ±18 V	
	Internal Power Dissipation ² 650 mW	
	Input Voltage	
	Differential Input Voltage ³ ±0.7 Volts	
_	Output Short Circuit Duration Indefinite	
	Storage Vemperature Range Q65°C to +150°C	
/	Storage Temperature Range N. R65°C to +125°C	
(Operating Temperature Range	
١	AD7/05J/X	
	AD705A/B	
	AD705T50°C to +125°C	١
	Lead Temperature Range	
	(Soldering 60 seconds)	
		1

NOTES

¹Stresses above those listed under "Absolute Maximum Rating," may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


²8-Pin Plastic Package: $θ_{JA} = 165$ °C/Watt 8-Pin Cerdip Package: $θ_{JA} = 110$ °C/Watt 8-Pin Small Outline Package: $θ_{JA} = 155$ °C/Watt

³The Input pins of this amplifier are protected by back-to-back diodes. If the differential voltage exceeds ±0.7 volts, external series protection resistors should be added to limit the input current to less than 25 mA.


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

Cerdip (Q) Package




CONNECTION DIAGRAM




METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



8-Pin SOIC (R) Package



Typical Characteristics (@ +25°C, $V_s = \pm 15$ V, unless otherwise noted)




Figure 4. Input Common Mode Voltage Range vs. Supply Voltage

Figure 5. Large Signal Frequency Response

Source Resistance




Figure 7. Typical Distribution of Offset Voltage Drift




Figure 8. Change in Input Offset Voltage vs. Warm-Up Time





Figure 9. Input Bias Current vs. Common Mode Voltage






Figure 16. Open Loop Gain vs. Load Resistance over Temperature




Figure 17. Open Loop Gain and Phase vs. Frequency







Figure 18. Output Voltage Limit vs. Supply Voltage






 $R_F = 10 \text{ k}\Omega, C_L = 50 \text{ pF}$

Figure 22a. Unity Gain Inverter



 $R_F = 0 \Omega$, $C_L = 100 pF$

Figure 22b. Unity Gain Inverter Large Signal Pulse Response $C_1 = 50 \text{ pF}$



 $R_F = 0 \Omega, C_1 = 1000 pF$

Figure 22c. Unity Gain Inverter Small Signal Pulse Response $C_1 = 100 \text{ pF}$




Figure 22d. Unity Gain Inverter Small Signal Pulse Response C₁ = 1000 pF




Figure 23a. Follower Connected in Feed-Forward Mode




Figure 23b. Follower Feed-Forward Pulse Response

A High Performance Differential Amplifier Circuit

Figure 25 shows a high input impedance, differential amplifier circuit that features a high common mode voltage, and which operates at low power. Table I details its performance with changes in gain. To optimize the common mode rejection of this circuit at low frequencies and dc, apply a 1 volt, 1 Hz sine wave to both inputs. Measuring the output with an oscilloscope, adjust trimming potentiometer R6 for minimum output. For the best CMR at higher frequencies, capacitor C2 should be replaced with a 1.5 pF to 20 pF trimmer capacitor.

Both the IC socket and any standoffs at the op amp's input terminals should be made of Teflon* to maintain low input current drift over temperature.





Figure 24. Offset Null and Overcompensation Connections



CIRCUIT GAIN, G = $-\frac{R2 + R3}{R1}$ (1 + $\frac{R5}{R4}$) $V_{OUT} = G (V_{IN} - V_{IN+})$ COMMON MODE INPUT RANGE = 10 (V_S - 1.5V) FOR V_S = ±15V, V_{CM} RANGE = ±135V RESISTORS R1 AND R1', R2 AND R2' ARE VICTOREEN MOX-200 1/4 WATT, 1% METAL OXIDE.

*SEE TABLE I

Figure 25. A High Performance Differential Amplifier Circuit

Circuit Gain	R4 (Ω)	R5 (Ω)	Trimmed DC CMR (dB)		Circuit Bandwidth -3 dB	
1	1.13 kΩ	10 kΩ	≥85	30	4.4 kHz	
10	100 Ω	9.76 kΩ	≥85	30	2.8 kHz	
100	10.2 Ω	10 kΩ	≥85	30	930 Hz	

Table I. Typical Performance of Differential Amplifier Circuit Operating at Various Gains

^{*}Teflon is a registered trademark of E.I. DuPont, Co.

A 1 Hz, 2-Pole, Active Filter

Table II gives recommended component values for the 1 Hz filter of Figure 26. An unusual characteristic of the AD705 is that both the input bias current and the input offset current and their drift remain low over most of the op amps rated temperature range. Therefore, for most applications, there is no need to use the normal balancing resistor tied between the noninverting terminal of the op amp and ground. Eliminating the standard balancing resistor reduces board space and lowers circuit noise. However, this resistor is needed at temperatures above 110°C, because input bias current starts to change rapidly, as shown by Figure 27.

Desired Low Pass Response	Pole Frequency (Hz)	Pole Q	C1 Value	C2 Value
Bessel Response	1.27	0.58	0.14	(μ F)
•	1.2/	0.58	0.14	0.11
Butterworth Response	1.00	0.707	0.23	0.11
0.1 dB Chebychev	0.93	0.77	0.26	0.11
0.2 dB Chebychev	0.90	0.80	0.28	0.11
0.5 dB Chebychev	0.85	0.86	0.32	0.11
1.0 dB Chebychev	0.80	0.96	0.38	0.10

Specified Values are for a −3 dB point of 1.0 Hz.

For other frequencies, simply scale capacitors C1 and C2 directly; i.e., for 3 Hz Bessel response, C1 = 0.046 μ F, C2 = 0.037 μ F.

Table II. Recommended Component Values for the 1 Hz Low Pass Filter




Figure 26. A 1 Hz, 2-Pole Active Filter

Figure 27. V_{OS} vs. Temperature of 1 Hz Filter